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Array Size 256 x 256
Pixel Size 20.4	 m
Technology 1.2 µm n-well CMOS ( HP )
Maximum Clock Rate 10 MHz
Minimum Clock Rate none
Maximum Pixel Rate 2.5 MHz
Maximum Integration Delay 16 x 109 clock periods
or 1600 secs at 10 MHz
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CMOS ACTIVE PIXEL SENSOR TYPE
IMAGING SYSTEM ON A CHIP
Matter enclosed in heavy brackets [ ] appears in the
original patent but forms no part of this reissue specifica-
tion; matter printed in italics indicates the additions
made by reissue.
This a divisional of U.S. application Ser. No. 09/120,856,
filed Jul. 21 1998 [pending] now U.S. Pat. No. 6,549,235
which is a continuation of U.S. application Ser. No. 08/789,
608, filed Jan 24, 1997 now U.S. Pat. No. 5,841,126 which
claims priority to U.S. provisional application Ser. No.
601010,678, filed Jan. 26, 1996, and is also a continuation
in-part of U. S. application Ser. No. 08/558,521, filed Nov. 16,
1995, now U.S. Pat. No. 6,101,232 which is a continuation of
U.S. application Ser. No. 08/188,032, filed Jan 28, 1994, now
U.S. Pat. No. 5,471,515.
ORIGIN
The invention described herein was made in performance
of work under NASA contract and is subject to the provisions
of Public Law 96-517 (35 USC 202) in which the contractor
has elected to retain title.
FIELD OF THE INVENTION
The present invention relates to a single chip imaging sen-
sor.
BACKGROUND AND SUMMARY OF THE
INVENTION
Imaging technology is the science of converting an image
to a signal indicative thereof. Imaging systems have broad
applications in many fields, including commercial, consumer,
industrial, medical, defense and scientific markets.
The original image sensors included an array of photosen-
sitive elements in series with switching elements. Each pho-
tosensitive element received an image of a portion of the
scene being imaged. That portion is called a picture element
or pixel. The image obtaining elements produce an electrical
signal indicative of the image plus a noise component. Vari-
ous techniques have been used in the art to minimize the
noise, to thereby produce an output signal that closely follows
the image.
Size minimization is also important. The development of
the solid state charge coupled device ("CCD") in the early
1970's led to more compact image systems. CCDs use a
process of repeated lateral transfer of charge in an MOS
electrode-based analog shift register. Photo-generated signal
electrons are read after they are shifted into appropriate posi-
tions. However, the shifting process requires high fidelity and
low loss. A specialized semiconductor fabrication process
was used to obtain these characteristics.
CCDs are mostly capacitive devices and hence dissipate
very little power. The major power dissipation in a CCD
system is from the support electronics. One reason for this
problem is because of the realities of forming a CCD system.
The specialized semiconductor fabrication process alluded
to above is not generally CMOS compatible. Hence, the sup-
port circuitry for such a CCD has been formed using control
electronics which were not generally CMOS compatible. The
control electronics have dissipated an inordinate percentage
2
of the power in such imaging devices. For example, CCD-
based camcorder imaging systems typically operate for an
hour on an 1800 mA-hr 6 V NiCad rechargeable battery,
corresponding to 10.8 W of power consumption. Approxi-
5 mately 8 watts of this is dissipated in the imaging system. The
rest is used by the tape recording system, display, and auto-
focus servos.
Space-based imaging systems often have similar problems.
The space based systems operate at lower pixel rates, but with
l0 
a lower degree of integration, and typically dissipate 20 watts
or more.
The CCD has many characteristics which cause it to act
like a chip-sized MOS capacitor. The large capacitance of the
15 MOS device, for example, requires large clock swings, AV, of
the order of 5-15 V to achieve high charge transfer efficiency.
The clock drive electronics dissipation is proportional to
CAV2f, and hence becomes large. In addition, the need for
various COD clocking voltages (e.g. 7 or more different volt-
20 age levels) leads to numerous power supplies with their atten-
dant inefficiencies in conversion.
Signal chain electronics that perform correlated double
sampling ("CDS") for noise reduction and amplification, and
especially analog to digital converters (ADC), also dissipate
25 significant power.
The inventors also noted other inefficiencies in imaging
systems. These inefficiencies included fill factor inefficien-
cies, fixed pattern noise, clock pick up, temporal noise and
large pixel size.
30 Active pixel sensors, such as described in U.S. Pat. No.
5,471,515, the disclosure of which is incorporated by refer-
ence herein, use special techniques to integrate both the pho-
todetector and the readout amplifier into the pixel area or
35 adjacent the pixel area. This allows the signal indicative of the
pixel to be read out directly. These techniques have enabled
use of a logic family whose fabrication processes are com-
patible with CMOS. This has enabled the controlling circuitry
to be made from CMOS or some other low power-dissipating
40 logic family.
The inventors of the present invention have recognized
techniques and special efficiencies that are obtained by spe-
cialized support electronics that are integrated onto the same
substrate as the photosensitive element. Aspects of the
45 present invention include integration, timing, control elec-
tronics, signal chain electronics, A/D conversion, and other
important control systems integrated on the same substrate as
the photosensitive element.
It is hence an object of the present invention to provide for
50 the integration of an entire imaging system on a chip.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG.1 shows abasic block diagram of a CMOS active pixel
55 circuit;
FIG. 2 shows a graph of typical APS cuantum efficiency;
FIG. 3 shows the block diagram of the overall chip includ-
ing drivers and controlling structures;
FIGS. 4A and 4B show the timing diagrams for photogate
60 operation and photodiode operation, respectively;
[FIG. 5 shows] FIGS. 5A and 5B show a schematic of the
active pixel sensor unit cell and readout circuitry;
FIG. 6 shows a timing diagram for setup and readout;
FIG. 7 shows a drawing of an actual layout of the pixel and
65 control circuitry;
FIG. 8 shows a block diagram of a CMOS APS chip; and
FIG. 9 shows an exemplary pixel layout.
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DESCRIPTION OF THE PREFERRED
EMBODIMENTS
An active pixel sensor is herewith described with reference
to FIGS. 1-4.
A block diagram of a CMOS active pixel circuit is shown in
FIG. 1. The device has a pixel circuit 150, and a column
circuit 155.
Incidentphotons pass through the photogate ("PG") 100 in
the pixel circuit 150 and generate electrons which are inte-
grated and stored under PG 100. A number of the pixel cir-
cuits are arranged in each row of the circuit. One of the rows
is selected for readout by enabling the row selection transistor
102 ("RS").
In the preferred embodiment, the floating diffusion output
node 104 ("FD") is first reset by pulsing reset transistor
("RST") 106. The resultant voltage on FD 104 is read out
from the pixel circuitry onto the column bus 112 using the
source follower 110 within the pixel. The voltage on the
column bus 112 is sampled onto a first holding capacitor 114
by pulsing transistor SHR 116. This initial charge is used as
the baseline.
The signal charge is then transferred to FD 104 by pulsing
PG 100 low. The voltage on FD 104 drops in proportion to the
number of photoelectrons and the capacitance of FD. The new
voltage on the column bus 112 is sampled onto a second
capacitor 118 by pulsing SHR 120. The difference between
the voltages on first capacitor 114 and second capacitor 118 is
therefore indicative of the number of photoelectrons that were
allowed to enter the floating diffusion.
The capacitors 114, 118 are preferably 1-4 pf capacitors.
All pixels on a selected row are processed simultaneously
and sampled onto capacitor at the bottom of their respective
columns. The column-parallel sampling process typically
takes 1-10 µsec, and preferably occurs during the so-called
horizontal blanking interval of a video image.
Each column is successively selected for read-out by turn-
ing on column selection p-channel transistors ("CS") 130.
The p-channel source-followers 122, 124 in the column
respectively drive the signal (SIG) and horizontal reset (RST)
bus lines. These lines are loaded by p-channel load transistors
which can be sent directly to a pad for off-chip drive, or can be
buffered.
Noise in the sensor is preferably suppressed by the above-
described correlated double sampling ("CDS") between the
pixel output just after reset, before and after signal charge
transfer to FD as described above. The CDS suppresses kTC
noise from pixel reset, suppresses 1/f noise from the in-pixel
source follower, and suppresses fixed pattern noise (FPN)
originating from pixel-to-pixel variation in source follower
threshold voltage.
The inventors found, however, that kTC noise may be
reintroduced by sampling the signal onto the capacitors 114,
118 at the bottom of the column. Typical output noise mea-
sured in CMOS APS arrays is of the order of 140-170 µ
corresponding to noise of the order of 13-25 electrons r.m.s.
This is similar to noise obtained in most commercial CCDs,
through scientific CCDs have been reported with read noise in
the 3-5 electrons mrs.
Typical biasing for each column's source-follower is 10
µA. This permits charging of the sampling capacitors in the
allotted time. The source-followers can then be turned off by
cutting the voltage on each load transistor.
The sampling average power dissipation PS corresponds to:
P nIVd
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where n is number of columns, I is the load transistor bias, V
is the supply voltage, and d is the duty cycle. Using n=512,
I=µA, V-5V and d=10%, a value for Ps of 2.5 mW is
obtained.
5 A load current of 1 mA or more is needed to drive the
horizontal bus lines at the video scan rate. The power dissi-
pated is typically 5 mW.
Quantum efficiency measured in this CMOS APS array is
similar to that for interline CCDs. A typical response curve is
I  shown in FIG. 2. The inventors noticed from this that the
quantum efficiency reflects significant responsivity in the
"dead" part of the pixel; the part containing the readout cir-
cuitry rather than the photogate collector. The responsiveness
was measured by intra-pixel laser spot scanning.
15 The inventors postulate the following reason. The transis-
tor gate and channel absorb photons with short absorption
lengths (i.e. blue/green). However, longer wavelength pho-
tons penetrate through these regions. The subsequently-gen-
erated carriers diffuse laterally and are subsequently col-
20 lected by the photogate.
Thus, despite a fill factor of 25%-30%, the CMOS APS
achieves quantum efficiencies that peakbetween 30%-35% in
the red and near infrared. Microlenses are preferably added to
refract photoelectrons from the dead part to a live part and
25 hence improve quantum efficiency.
An important feature of the system described herein is the
integration of on-chip timing and control circuits within the
same substrate that houses the pixel array and the signal chain
electronics. A block diagram of the chip architecture is shown
30 in FIG. 3.
The analog outputs VS
—
out (signal) and VR_out (reset) are
as described above. The digital outputs include FRAME and
READ. Most of the inputs to the chip are asynchronous
digital signals, as described herein.
35 The chip includes a pixel array 300, which is driven by
on-chip electronics. Timing and control circuit 302 drives row
electronics 310, and column electronics 320.
The control circuits can command read-out of any area of
interest within the array. Row decoder 312 controls row driv-
40 ers 314 which can select a certain row for readout. A specific
row is selected by entry of a row value 316 which is output
from timing and control 302. Row value 316 is stored in latch
318 which drives counter 319. Counter 319 can allow selec-
tion of subsequent rows that follow the current row. Similarly,
45 columns can be selected and accessed by latches 322, counter
324, decoder 326 and column signal conditioning 328.
Each of the decoder counters can be preset to start and stop
at any value that has been loaded into the chip via the 8-bit
data bus 330. Therefore, as described above, selection of a
5o row commands pixels in that row to be transferred to the
appropriate row decoding elements, e.g., capacitors. Prefer-
ably there is one capacitor associated with each column. This
provides for the sequential readout of rows using the column.
The capacitors are preferably included within the column
55 signal conditioner 328. Column decoders 326 also allow
selection of only a certain column to be read. There are two
parts of each column selection: where to start reading, and
where to stop reading. Preferably the operation is carried out
using counters and registers. A binary up-counter within the
6o decoder 326 is preset to the start value. A preset number of
rows is used by loading the 2's compliment. The up counter
then counts up until an overflow.
An alternate loading command is provided using the
DEFAULT LOAD input line 332. Activation of this line
65 forces all counters to a readout window of 128x128.
A programmable integration time is set by adjusting the
delay between the end of one frame and the beginning of the
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next. This parameter is set by loading a 32-bit latch via the
input data bus 330.A 32-bit counter operates from one-fourth
the clock input frequency and is preset at each frame from the
latch. The counter can hence provide vary large integration
delays. The input clock can be any frequency up to about 10
MHZ. The pixel readout rate is tied to one-fourth the clock
rate. Thus, frame rate is determined by the clock frequency,
the window settings, and the delay integration time. The
integration time is therefore equal to the delay time and the
readout time for a 2.5 MHZ clock. The maximum delay time
is 232/2.5 MHz, or around 28 minutes. These values therefore
easily allow obtaining a 30 Hz frame.
The timing and control circuit controls the phase genera-
tion to generate the sequences for accessing the rows. The
sequences must occur in a specified order. However, different
sequences are used for different modes of operation. The
system is selectable between the photodiode mode of opera-
tion and the photogate mode of operation. The timing dia-
grams for the two gates are respectively shown in FIGS. 4a
and 4b. FIG. 4a shows an operation to operate in the photogate
mode and FIG. 4b shows operating in the photodiode mode.
These different timing diagrams show that different column
operations are possible. Conceptually this is done as follows.
Column fixed pattern noise is based on differences in source
follower thresholds between the different transistors. For
example, if the base bias on a transistor is Vl, the output is Vl
plus the threshold.
The column signal conditioning circuitry contains a
double-delta sampling fixed pattern noise ("FPN") suppres-
sion stage that reduces FPN to below 0.2% sat with a random
distribution. Since the APS is formed of a logic family that is
compatible with CMOS, e.g., NMOS, the circuitry can be
formed of CMOS. This allows power dissipation in the timing
and control digital circuitry to be minimized and to scale with
clock rate.
An active pixel sensor includes both a photodetector and
the readout amplifier integrated within the same substrate as
the light collecting device, e.g., the photodiode. The readout
amplifier is preferably within and/or associated with a pixel.
A first embodiment of the present invention is a 128x128
CMOS photodiode type active pixel sensor that includes on
chip timing, control and signal train electronics. A more
detailed drawing of the chip is shown in [FIG. 5] FIGS. 5A
and 5B. Asynchronous digital signals are converted by this
chip to VS and VR analog outputs which are used to run the
chip.
Pixel portion 500 includes a photodiode 502 which stores
incident photons under photogate 504. The photons are inte-
grated as electrons within the photogate well. The output is
buffered by follower 508.
The rows are arranged into an array. A particular row is
selected by the row transistor 514. This allows the informa-
tion from within the selected pixel 500 to be passed to the
column decoder circuitry. Reset transistor 530 is connected to
a sink 532. Reset transistor is biased to a low potential level to
allow all charge to bleed to sink 532, and hence hold the stored
charge in reset. The system is removed from reset by biasing
the gate to a level as shown. This level is less than a highest
possible potential to thereby allow charge which accumulates
above that level to pass to sink 532. Hence, the charge cannot
overflow in an undesired way. This suppresses the blooming
effect.
The depicted photogate system is driven according to the
readout sequence shown in FIG. 6. A row is selected by
activating row selecting transistor 514. The cycle begins by
sampling the signal present on each column pixel in that row.
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Sampling is initiated by biasing transistor 526 to place the
signal from each column pixel in the row onto the holding
capacitor 510.
After the current pixel value has been transferred to the
5 capacitor 510, the pixel in the row is reset by biasing reset
transistor to a low level, to photodiode 502 to the preset
voltage sink 532.
Correlated double sampling is effected by sampling the
reset value, as a reset level, onto the holding capacitor 512.
io This is done by activating the reset transistor 516.
The voltage value of the reset branch of the column circuit
is given by
Veol_RrP{a[VPdr V,„ ]-V,}
15 Where a is the gain of the pixel source follower 508, R is the
gain of the column source follower 526, and VPd,. is the volt-
age on thephotodiode after reset, VtP,, is the threshold voltage
of the pixel source follower and channel transistor, and V,,,,
is the threshold voltage of the column source follower p-chan-
2o nel transistor.
Using similar reasoning, the output voltage of the signal
branch of the column circuit is
Vcol_S_P(a[VPd V1,J-V, 1'1
25 where VPdr is the voltage on the photodiode with the signal
charge present and V,,, is the threshold voltage of the col-
umn source-follower p-channel transistor.
The inventors have found experimentally that the peak-to-
peak variation V,,,,V,,, is typically between 10 and 20
30 millivolts. This, however, is a source of column to column
fixed pattern noise. The inventors herein suggest a double
delta sampling technique to eliminate this column to column
noise. The present approach represents an improved version
of the previously-described double delta sampling circuitry.
35 The operation proceeds as follows. A column is first selected.
After a settling time equivalent to half of the column selection
period, a special double delta sampling technique is per-
formed to remove the column fixed pattern noise. Therefore,
the varying thresholds on the different transistors cause vary-
40 ing outputs. According to this aspect, the threshold outputs of
these transistors are equalized using a capacitor to equalize
the charge. The capacitor is applied with the charge before
and after the voltage change. Therefore, the output of the
capacitor represents the difference between before and after,
45 and the fixed pattern noise component drops out of the equa-
tion.
This system uses a DDS switch 520 and first and second
column select switches 522, 524 to short across the respective
capacitors. All three switches are turned on to short across the
50 two sample and hold capacitors 510. This clamp operation is
shown in line 8 of FIG. 6.
Prior to the DDS operation, the reset and signal column
components, Vcol_R and Vcol_S include their signal values
plus a source follower voltage threshold component from the
55 appropriate source follower. The object of the special follow-
ing circuit of the present invention is to remove that source
follower threshold component. The operation proceeds as
follows. Prior to the beginning of some operation, the capaci-
tors are precharged through clamp transistors to a clamp
60 voltage V,,. This is maintained by turning on clamp transis-
tors 550 and 552 to connect the appropriate capacitors to the
voltage V,,. The clamp operation is shown on line 8 of FIG. 6.
Immediately after the clamp is released, the DDS transistors
520, 522 and 524 are turned on. This has the effect of shorting
65 across the capacitors 510 and 512. When the transistors are
shorted, the voltage that is applied to the output drivers 554,
556 includes only the voltage threshold component. The dif-
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ferential amplification of the voltage render the output volt-
age free of the voltage threshold component. Mathematically,
prior to clamp being deactivated, the output signals are:
VR_OUTry(V"-V, )
and
VS_OUTry(V"-Vn)
where y is the gain of the third stage source-follower, Vii is the
clamp voltage, and V ,, and V, are the threshold voltages of the
third stage source-follower n-channel transistors, reset and
signal branch respectively. Deactivation of the clamp circuit
and simultaneous activation of the DDS switch causes several
changes. The voltages in the two column branch sampling
circuits equalize becoming:
Vc3 Vim,=a[vPa, Vex+VPd^ V^,;^]l2
This in turn causes a change in Vcol_S and Vcol_R to
Vcol_R'rP{a[V, ,-V,; +VPd,- V,; ]/2-V,,,,}
and
Vcol_S'r^{a[VPdr Vex+VPd^ V^,;^]/2-Vr^oi^}
Consequently, the voltage outputs change to:
VR_OUTry(V, 1- Vcol_R'-Vcol_R-V, )
and
VS_ OUTr7(V,1-Vco1_S'-Vco1_S-V,,)
We note
Vcol_S'-Vcol_S=P{a[VPd,- VPd ]/2}
and
Vcol_R'-Vcol_R=P{a[V, ,-VPdJ/2]
When the outputs are differentially amplified off-chip, the
common clamp voltage Vcl is removed, leaving only the
difference between signal and reset. The net differential out-
put voltage is given by:
VR_0UT-VS_OUT—Py(VPd, VPd,=V....)
FIG. 7 shows the layout-of the pixel for 128x128 array size
device. This system formed a 19.2 micron pixel size using 1.2
µm n-well CMOS. The maximum clock rate is 10 MHZ, the
maximum pixel rate is 2.5 MHZ and maximum integration
delay is 1.6x109 clock periods.
A second embodiment uses similar design techniques to
produce a 256x256 array size. This embodiment also uses a
pixel with a photogate imaging element along with four tran-
sistors to perform the functions of readout, selection, and
reset. Readout is preferably achieved using a column parallel
architecture which is multiplexed one row at a time and then
one column at a time through an on-chip amplifier/buffer. An
important part of this embodiment, like the first embodiment,
is the use of a chip common logic elements to control row and
address decoders and delay counters.
This embodiment allows use in three modes of operation:
Photogate mode, photodiode mode and differencing mode.
The photogate mode is the standard mode for this chip. The
photodiode mode alters the readout timing to be similar to that
for photodiode operation. The differencing mode alters the
readout timing in such a way that the value of each pixel
output is the difference between the current frame and the
previous frame. The chip inputs that are required are a single
+5 V power supply, start command, and parallel data load
commands for defining integration time and windowing
parameters. The output has two differential analog channels.
The second embodiment uses the block diagram of the chip
architecture shown in FIG. 8. The analog outputs of VS_OUT
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(signal) and VR_OUT (reset), and digital outputs of FRAME
and READ. The inputs to the chip are asynchronous digital
signals. The chip includes addressing circuitry allowing read-
out of any area of interest within the 256x256 array. The
5 decoder includes counters that are preset to start and stop at
any value that has been loaded into the chip via the 8-bit data
bus. An alternate loading command is provided using the
DEFAULT input line. Activation of this line forces all
counters to a readout window of 256x256.
10 A programmable integration time is set by adjusting the
delay between the end of one frame and the beginning of the
next. This parameter is set by loading a 32-bit latch via the
input data bus. A 32-bit counter operates from one-fourth the
clock input frequency and is preset at each frame from the
15 latch. This counter allows forming very large integration
delays. The input clock can be any frequency up to about 10
MHZ. The pixel readout rate is tied to one fourth the clock
rate. Thus, frame rate is determined by the clock frequency,
the window settings, and the delay integration time. A 30 HZ
20 frame rate can be achieved without difficulty.
The chip is idle when the RUN command is deactivated.
This is the recommended time for setting the operating
parameters. However, these parameters can be set at any time
because of the asynchronous nature of operation. When RUN
25 is activated, the chip begins continuous readout of frames
based on the parameters loaded in the control registers. When
RUN is deactivated, the frame in progress runs to completion
and then stops.
The 256x256 CMOS APS uses a system having a similar
3o block diagram to those described previously. The pixel unit
cell has a photogate (PG), a source-follower input transistor,
a row selection transistor and a reset transistor. A load tran-
sistor VLN and two output branches to store the reset and
signal levels are located at the bottom of each column of
35 pixels. Each branch has a sample and hold capacitor (CS or
CR) with a sampling switch (SHS or SHR) and a source-
follower with a column-selection switch (COL). The reset
and signal levels are read out differentially, allowing corre-
lated double sampling to suppress 1/f noise and fixed pattern
4o noise (not kTC noise) from the pixel.
A double delta sampling (DDS) circuit shorts the sampled
signals during the readout cycle reducing column fixed pat-
tern noise. These readout circuits are common to an entire
column of pixels. The load transistors of the second set of
45 source followers (VLP) and the subsequent clamp circuits
and output source followers are common to the entire array.
After a row has been selected, eachpixel is reset (RESET) and
the reset value is sampled (SHR) onto the holding capacitor
CR. Next, the charge under each photogate in the row is
50 transferred to the floating diffusion (FD). This is followed by
sampling this level (SHS) onto holding capacitor CS. These
signals are then placed on the output data bus by the column
select circuitry. In the Photodiode mode this process, is
reversed; first the charge under the photogate is read out and
55 then the reset level is sampled. This non-correlated double
sampling mode would be primarily used with a photodiode,
i.e., non active pixel sensor, pixel.
In the differencing mode, the capacitors CS and CR are
used to store the signal from the previous frame and the
60 current frame. This is achieved by altering the timing in the
following way: Rather than starting with a reset operation, the
signal on the floating diffusion is read out to one of the sample
and hold capacitors. This represents the previous pixel value.
The reset is then performed followed by a normal read opera-
65 tion. This value is then stored on the other sample and hold
capacitor. The difference between these two signals is now
the frame to frame difference.
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A simplified expression for the output of the reset branch of 	 The quantum efficiency of the detectorwas measuredusing
the column circuit is given by:	 a CVI 1/4 m monochromator and a tungsten/halogen light
source, calibrated using a photodiode traceable to NIST stan-
	
Vco1_RrP(a[Vr-V,„x]-V_,}	 dards.
where a is the gain of the pixel source-follower; R is the gain
of the column source-follower, Vr is the voltage on the float-
ing diffusion after reset, Vtp,, is the threshold voltage of the
pixel source-follower n-channel transistor, and V,,,,, is the
threshold voltage of the column source-follower p-channel
transistor. Similarly, the output voltage of the signal branch of
the column circuit is given by:
Vcol_SrP{a[VV'„x]-V"']
where VS is the voltage on the floating diffusion wish the
signal charge present and V,,, is the threshold voltage of the
column source-follower p-channel transistor. Experimen-
tally, the peak to peak variation in V,,,,,V,,, is typically
10-20 mV. It is desirable to remove this source of column-to-
column fixed pattern noise FPN. 7PL has previously devel-
oped a double delta sampling (DDS) technique to eliminate
the column-to-column FPN. This approach represented an
improved version of the DDS circuitry.
Sequential readout of each column is as follows. First a
column is selected. After a settling time equivalent to one-half
the column selection period, the DDS is performed to remove
column fixed pattern noise. In this operation, a DDS switch
and two column selection switches on either side are used to
short the two sample and hold capacitors CS and CR. Prior to
the DDS operation the reset and signal outputs (Vcol_R and
VCOL_S) contain their respective signal values plus a source
follower voltage threshold component. The DDS switch is
activated immediately after CLAMP is turned off. The result
is a difference voltage coupled to the output drivers
(VR_OUT and VS_OUT) that is free of the voltage threshold
component.
This chip uses a similar pixel cell to that shown in [FIG. 5]
FIG. 5A. FIG. 9 shows the layout of the pixel cell. PG and
RESET are routed horizontally in polysilicon while the pixel
output is routed vertically in metall. Metal2 was routed
within the pixel for row selection. Metal2 was also used as a
light shield and covers most of the active area outside of the
pixel array. The designed fill factor of the pixel is approxi-
mately 2  %.
According to another feature, a logo can be formed on the
acquired image by using a light blocking metal light shield.
The light shield is formed to cover certain pixels in the shape
of the logo to be applied. This blocks out those underlying
pixels in the array, thereby forming a logo in the shape of the
blocked pixels.
The output saturation level of the sensor is 800 my when
operated from a 5 V supply. Saturation is determined by the
difference between the reset level on the floating diffusion
node (e.g. 3 V) and the minimum voltage allowed on the pixel
source follower gate (e.g. threshold voltage of approx. 0.8
volts). This corresponds to a full well of approximately
75,000 electrons. This can be increased by operating at a
larger supply voltage, gaining about 47,000 per supply volt.
Dark current was measured at less than 500 pA/cm2.
Conversion gain (µV/e-) was obtained per pixel by plotting
the variance in pixel output as a function of mean signal for
flat field exposure. The fixed pattern noise arising from dis-
persion in conversion gain was under 1% similar to the
value found in CCDs and consistent with the well-controlled
gain of a source-follower buffer.
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What is claimed is:
1. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition
10	 portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors;
said control portion integrated in said substrate including a
15	 signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
20	 ling a timing of operation of said array of
photoreceptors; and
a circuit, integrated on said substrate, which reduces a fixed
pattern noise, wherein said signal controlling device
includes a column-parallel read out device, which reads
25	 out a row of said photoreceptors at substantially the
same time.
2. A camera device as in claim 1, wherein said array of
photoreceptors includes an active pixel sensor, where each
element of the array includes both a photoreceptor and a
3o readout amplifier integrated within the same substrate as the
photoreceptor.
3. A camera device as in claim 2, wherein said readout
amplifier is preferably within and/or associated with one ele-
ment of the array.
35	 4. A camera device as in claim 2, wherein said photorecep-
tors are photodiodes.
5. A camera device as in claim 2 wherein said photorecep-
tors are photogates.
6. A single chip camera device, comprising:
40 a substrate, having integrated thereon an image acquisition
portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors;
45 said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
50 strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of
photoreceptors;
a circuit, integrated on said substrate, which reduces a fixed
pattern noise; and
55 a mode selector device, selecting a mode of operation of
said chip, wherein said photoreceptors are either photo-
gates or photodiodes, and said mode selector device
selects a first mode of operation for operation with pho-
togates, and a second mode of operation, different than
60	 said first mode of operation, for operation with photo-
diodes.
7. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition
portion and a control portion, both of which are formed
65	 using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors;
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said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of
photoreceptors; and
a circuit, integrated on said substrate, whichreduces a fixed
pattern noise,
wherein said timing circuit controls readout from said chip
in a correlated double sampling mode.
8. A camera device as in claim 6, further comprising a
differencing mode which alters readout timing in such a way
that the value of each pixel output represents a difference
between a current frame and a previous frame.
9. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition
portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors;
said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of
photoreceptors; and
a circuit, integrated on said substrate, whichreduces a fixed
pattern noise including at least one charge storage
device, sampling a level indicative of reset.
10. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition
portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors;
said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of
photoreceptors; and
a circuit, integrated on said substrate, whichreduces a fixed
pattern noise, including at least two charge storage
devices, one controlled by said timing circuit to first
sample a level indicative of reset, and another controlled
by said timing circuit to second sample a level indicative
of a charged device.
11. A camera device as in claim 10, further comprising a
shorting element that shorts together said two charge storage
devices prior to sampling said reset level.
12. A camera device as in claim 10, wherein said timing
circuit allows changing an integration time for said array of
photoreceptors by changing a time between said first sample
and said second sample.
13. A camera device as in claim 10, wherein said timing
circuit times an operation of said fixed pattern noise reduction
circuit to occur during a time of the video signal which is not
being displayed.
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14. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition
portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS;
s said image acquisition portion integrated in said substrate
including an array of photoreceptors arranged in rows
and columns;
a charge storage element, associated with each said col-
umn;
10 said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals,
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
is strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of
photoreceptors;
said control portion including logic elements to control a
double delta sampling, integrated on the chip, which
20	 shorts sampled signals during the readout cycle, thereby
reducing column fixed pattern noise.
15. A camera device as in claim 14, wherein said signal
controlling device includes a column-parallel read out device,
which reads out a row of said photoreceptors at substantially
25 the same time.
16. A camera device as in claim 14, wherein said signal
controlling device includes a column selector allowing selec-
tion of a desired column forread out, and a row selector which
allows selection of a desired row for readout.
30 17. A camera device as in claim 14, wherein said array of
photoreceptors includes an active pixel sensor, where each
element of the array includes both a photoreceptor and a
readout amplifier integrated within the same substrate as the
photoreceptor.
ss 18. A camera device as in claim 17, wherein said readout
amplifier is preferably within and/or associated with one ele-
ment of the array.
19. A camera device as in claim 17, wherein said photore-
ceptors are photodiodes.
40	 20. A camera device as in claim 17, wherein said photore-
ceptors are photogates.
21. A camera device as in claim 14, further comprising a
mode selector device, selecting a mode of operation of said
chip.
45	 22. A camera device as in claim 21, wherein said photore-
ceptors are either photogates or photodiodes, and said mode
selector device selects a first mode of operation for operation
with photogates, and a second mode of operation, different
than said first mode of operation, for operation with photo-
so diodes.
23. A camera device as in claim 14, wherein said timing
circuit allows changing an integration time for said array of
photoreceptors.
24. A single chip camera device, comprising:
ss	 a substrate, having integrated thereon an image acquisition
portion and control portion, both of which are formed
using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate
including an array of photoreceptors in rows and col-
60	 umns;
first and second charge storage elements, associated with
each said column;
said control portion integrated in said substrate including a
signal controlling device,
65 said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
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ling a timing of operation of said array of
photoreceptors, controlling said photoreceptors to out-
put their signals such that said first charge storage ele-
ment receives the signal indicative of reset and said
second charge storage element receives a signal indica- 5
tive of a charged state;
said control portion including a shorting element, formed
on said substrate which shorts between said first and
second charge storage elements to reduce noise pro-
duced thereby.	 10
25. A device as in claim 24, wherein said photoreceptors
are controlled to read out an entire column of information at
one time, wherein there are one of said first and second charge
storage elements on said substrate for each element of said
column, and wherein there is one of said shorting elements on 15
said substrate for each of said columns.
26. A camera device as in claim 24, wherein said array of
photoreceptors includes an active pixel sensor, where each
element of the array includes both a photoreceptor and a
readout amplifier integrated within the same substrate as the 20
photoreceptor.
27. A camera device as in claim 26, wherein said readout
amplifier is preferably within and/or associated with one ele-
ment of the array.
28. A camera device as in claim 26, wherein said photore- 25
ceptors are photodiodes.
29. A camera device as in claim 26, wherein said photore-
ceptors are photogates.
30. A camera device as in claim 24, wherein said timing
circuit allows changing an integration time for said array of 30
photoreceptors with changing timings of said first and second
charge storage elements.
31.A method of controlling a single chip camera, compris-
ing:
integrating, on a single substrate, an image acquisition 35
portion and a control portion, both of which are formed
using a logic family that is compatible with CMOS, said
image acquisition portion integrated in said substrate
including an array of photoreceptors with output nodes,
and a signal controlling device, controlling said photo- 40
receptors and a timing circuit integrated within the same
14
substrate that houses the array of photoreceptors, con-
trolling a timing of operation of said array of photore-
ceptors, and also integrating at least two charge storage
elements on said substrate;
first, shorting together specified nodes of said two charge
storage elements;
after said first shorting, sampling voltages on said charge
storage elements, said voltages being related to one
another.
32. A method as in claim 31, further comprising:
sampling a reset value as a first sample;
allowing said photoreceptors to accumulate charge, after
resetting said output nodes;
sampling said output nodes after accumulating said charge,
producing output signals indicative of a difference
between said reset value and said sampled value after
accumulating said charge.
33. A single chip camera device, comprising: a substrate,
having integrated thereon an image acquisition portion and a
control portion, both of which are formed using a logic family
that is compatible with CMOS; said image acquisition por-
tion integrated in said substrate including an array of photo-
receptors and a noise reduction circuit;
said control portion integrated in said substrate including a
signal controlling device, controlling said photorecep-
tors to output their signals;
said control portion also including, integrated in said sub-
strate, a timing circuit integrated within the same sub-
strate that houses the array of photoreceptors, control-
ling a timing of operation of said array of photoreceptors
to output a plurality of outputs at a time and controlling
an operation of said noise reduction circuit to occur
during a time when signals are not being read from said
array of photodetectors.
34. A device as in claim 33, wherein said control portion
controls the timing to output a column of said array at any one
time.
35. A device as in claim 33, wherein said noise reduction
circuit includes a correlated double sampling circuit.
